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In this study, a high-performance TixZrySizO flash memory is demonstrated using a sol–gel spin-coating method and
formed under a low annealing temperature. The high-efficiency charge storage layer is formed by depositing a
well-mixed solution of titanium tetrachloride, silicon tetrachloride, and zirconium tetrachloride, followed by 60 s of
annealing at 600°C. The flash memory exhibits a noteworthy hot hole trapping characteristic and excellent electrical
properties regarding memory window, program/erase speeds, and charge retention. At only 6-V operation, the
program/erase speeds can be as fast as 120:5.2 μs with a 2-V shift, and the memory window can be up to 8 V. The
retention times are extrapolated to 106 s with only 5% (at 85°C) and 10% (at 125°C) charge loss. The barrier height
of the TixZrySizO film is demonstrated to be 1.15 eV for hole trapping, through the extraction of the Poole-Frenkel
current. The excellent performance of the memory is attributed to high trapping sites of the low-temperature-annealed,
high-κ sol–gel film.
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Silicon-oxide-nitride-oxide-silicon (SONOS)-type mem-
ory is widely used for nonvolatile memory [1]. Com-
pared to conventional floating-gate memory, SONOS-
type memory has the advantage of high date retention,
high endurance, and fast program/erase (P/E) speed [2].
However, the primary drawback of this memory type is
that a higher voltage (typically >10 V) is required to in-
ject carriers into the charge trapping layer, which results
in excessive power consumption and leakage current. A
device with low operation voltage is necessary for the
development of high-performance memory [3].
Recently, high-κ materials have been considered as an
effective charge storage material to achieve a faster
program speed and improved charge retention [4,5].
Numerous technologies have been developed for the
preparation of various high-κ films, including the sol–
gel method, atomic layer deposition, physical vapor de-
position, and chemical vapor deposition [6-9]. Among
them, the sol–gel method is an appealing technique.
Using this method, the high-κ film can be easily* Correspondence: halfccwu@tmu.edu.tw
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in any medium, provided the original work is psynthesized by mixing many types of materials in a
solvent, followed by a post-anneal process after spin-
coating on a substrate [10]. The advantages of the sol–
gel method include simplicity, low cost, good uniformity,
and compatibility with the current production lines
of semiconductor plants [11]. However, performing
high-temperature post-annealing to obtain a satisfying
high-κ film was unavoidable in previous studies [6,
10-13]. The high-temperature post-annealing, which is
typically above 900°C, hinders the wide application of
the sol–gel method, such as in thin-film transistors or
flexible devices.
In this study, a high-quality TixZrySizO film was syn-
thesized using the sol–gel method and low-temperature
post-anneal. The sol–gel-derived TixZrySizO film was ap-
plied as the charge storage layer of the SONOS-type
flash memory. Identical to the high-temperature sample,
the low-temperature post-annealed memory shows a
noteworthy hot hole trapping characteristic and exhibits
a lower operation voltage, faster P/E speed, and better
data retention than previously demonstrated.Methods
The fabrication of sol–gel-derived memory was started
with a local oxidation of silicon isolation process on an Open Access article distributed under the terms of the Creative Commons
g/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction
roperly cited.
Figure 2 Cross-sectional TEM image of the sol–gel-derived
TixZrySizO film. The thickness of the TixZrySizO film is calculated to
be 2 nm after 600°C annealing.
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was thermally grown at 925°C in a furnace. A sol–gel
solution containing zirconium tetrachloride (ZrCl4),
silicon tetrachloride (SiCl4), and titanium tetrachlor-
ide (TiCl4) was then spin-coated onto the substrate at
3,000 rpm for 60 s at ambient temperature. The sol–
gel solution used ethanol as the solvent, and the molar
ratio of the mixture for ZrCl4/SiCl4/TiCl4/ethanol was
1:1:1:1,000.
After the sol–gel film was coated, a rapid thermal
annealing (RTA) process was conducted at 600°C for
60 s in an oxygen ambience. During the RTA process,
a compound layer of metal-oxide-silicate containing
titanium and zirconium was formed. A 10-nm bloc-
king oxide film and 200-nm amorphous Si film were
then deposited subsequently. The blocking oxide was
grown by plasma-enhanced chemical vapor depos-
ition, using silane (SiH4) and nitrous oxide (N2O) as
the precursors to form a 10-nm SiO2. The 200-nm
amorphous Si film, used as the gate electrode, was de-
posited in the same system using the SiH4 precursor.
After gate patterning, As+ ions were implanted at 20
keV with a dosage of 5E15 cm−2 and annealed at 600°C
for 24 h to define the source and drain. Finally, a 500-nm
tetraethyl orthosilicate oxide was formed as the passiv-
ation layer, and the subsequent processes were used to
fabricate the memory. The schematic structure of the
TixZrySizO flash memory is shown in Figure 1. The chan-
nel width and length of the memory were 10 and 0.35 μm,
respectively.Results and discussion
Figure 2 shows the cross-sectional transmission elec
tron microscopy (TEM) image of the sol–gel-derivedFigure 1 Schematic structure of the TixZrySizO flash memory.
The TixZrySizO thin film was used here as the charge trapping layer.TixZrySizO film annealed at 600°C. A continuous
and smooth film of 2 nm in thickness was observed,
suggesting that no obvious film morphology occurred
in the sample annealed at 600°C. The composition of
the sol–gel-derived TixZrySizO film was analyzed by
X-ray photoelectron spectroscopy (XPS), and the Si
2p, O 1s, Zr 3d, and Ti 2p spectra of the TixZrySizO
film are shown in Figure 3a,b,c,d, respectively. The
peaks in the figures indicate the component formation
of the TixZrySizO film.
Figure 4 shows the Id-Vg curves of the TixZrySizO
memory in fresh, program, and erase states. The
measured condition for the program operation was
Vg = −8 V, Vd = 8 V, and 1 ms, and that for the erase
operation was Vg = 8 V, Vd = 8 V, and 1 ms. The char-
acteristic curve shows a 3.7-V leftward shift after the
program operation and then a shift back to the ori-
ginal, fresh state after the erase operation. Instead of
applying a positive gate bias for programming previ-
ous cases, a negative gate bias was used to program
the TixZrySizO memory. That is, a band-band hot hole
(BBHH) was used to program, whereas a channel hot
electron (CHE) was used to erase this memory. Pro-
gramming was also attempted by injecting the electrons
into the charge trapping layer, according to the method
most previous studies reported, by applying a positive
voltage to both gate and drain electrodes. However,
only a minimal shift of the curve was observed.
Based on the Id-Vg measurement results, band dia-
grams of the TixZrySizO memory in the program and
Figure 3 XPS spectra of the sol–gel-derived TixZrySizO film. (a) Si 2p, (b) O 1s, (c) Zr 3d, and (d) Ti 2p spectra.
Chang et al. Nanoscale Research Letters 2013, 8:340 Page 3 of 7
http://www.nanoscalereslett.com/content/8/1/340erase operations are illustrated in Figure 5a,b, respect-
ively. For the program operation, a BBHH was used;
therefore, hot holes were injected from the silicon sub-
strate and captured by the hole traps in the charge trap-
ping layer, as shown in Figure 5a. In the erase operation,
positive gate and drain voltages were applied. Channel
hot electrons were injected and then recombined with
the holes in the trap site, as shown in Figure 5b.Figure 4 Id-Vg characteristics of the sol–gel-derived TixZrySizO
memory at fresh, program, and erase states. The memory
window is ca. 3.7 V.To demonstrate the thermal emission of carriers in
the trap of the TixZrySizO memory, the Poole-Frenkel
current was measured. The Poole-Frenkel current ex-
plains the hot hole trapping effect of the memory
[14,15]. The expression for current density according
to the Poole-Frenkel emission can be written as [16]:





where Kb, T, a, b, and φt are the Boltzmann constant,
the measurement temperature, a constant that de-
pends on the trap density, a constant that depends on
the electric permittivity, and the depth of the trap
potential well, respectively.
If hot hole trapping is the dominant mechanism for
programming the TixZrySizO memory, the extracted
current should follow the Poole-Frenkel emission,
that is, a linear slope for the plot of current density
(J/E) versus the square root of the applied electrical
field. Therefore, a negative bias from 0 to −20 V was
applied to the gate electrode with a constant 4-V
drain bias at measurement to simulate the hot hole
program of the memory. Figure 6a shows the plot of
current density versus the square root of the applied
electrical field under various measuring temperatures
at hot hole program operation. Linear regions of the
plot imply that the current of TixZrySizO memory
Figure 6 Poole-Frenkel current of the TixZrySizO memory under
negative gate bias. (a) Poole-Frenkel plot of the TixZrySizO memory
at different measuring temperatures. (b) Arrhenius plot of the
memory at different values of electric field. (c) Graphical
determination of the trap depth from the dependence of activation
energy on the square root of electric field.
Figure 5 Band diagrams of the TixZrySizO memory in the (a)
program and (b) erase operations.
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an Arrhenius plot of the memory extracted from Figure 6a.
The linear dependence of the current densities versus
temperatures implies that the charges exhibit a thermally
activated behavior, which is consistent with the Poole-
Frenkel emission. The barrier height of the TixZrySizO
film to silicon oxide can be extracted as approximately
1.15 eV for hole trapping, using the Poole-Frenkel current,
which is shown in Figure 6c.
In addition to hot hole trapping, the Poole-Frenkel
current of the hot electron program was also mea-
sured by applying a positive gate voltage. However,
the result showed a nonlinear curve. Conversely, the
measured result showed a linear dependence of cur-
rent density, divided by the electric field squared,
versus the reciprocal electric field (Figure 7a), which
is represented by Fowler-Nordheim tunneling. This
result may indicate that the energy band of the
TixZrySizO film exhibits shallow trap potential well
that could not preserve electrons when applying a
positive gate voltage. Therefore, electrons were in-
jected into the charge trapping layer and then went
through the blocking oxide to the gate electrode. The
band diagram of the Fowler-Nordheim (FN) operationis illustrated in Figure 7b. The expression of Fowler-
Nordheim tunneling on an electric field can be given
by [17]:
JFN ¼ cEox2exp −d=Eoxð Þ;
Figure 7 Fowler-Nordheim plot (a) and band diagram (b) of the
TixZrySizO memory under positive gate bias. The linear
dependence indicates that FN tunneling is dominant under
positive bias.
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ergy barrier height and d is a constant that depends
on the electric effective mass for tunneling.
Figure 8a,b shows the program and erase speeds, re-
spectively, of the TixZrySizO memory under variousFigure 8 Program (a) and erase (b) speeds of the TixZrySizO memory
for a 2-V voltage shift are 16 and 1.7 μs, respectively.operation conditions. Because the memory exhibited the
hot hole trapping property, BBHH was applied to pro-
gramming and CHE was applied to erasing.
As shown in Figure 8a, the threshold voltage (Vt)
shift increased with increasing operation voltage; the
refore, more ‘hot’ holes were generated and injected
into the charge storage layer. The maximum memory
window can be as large as 8 V. The program speed is
16 μs with a −2-V Vt shift for the program con-
ditions of Vg = −8 V and Vd = 8 V. Compared with
the erase speed shown in Figure 8b, only 1.7 μs is
required for a 2-V Vt shift. It is reasonable that the
erase speed is approximately ten times faster than
the program speed because this memory is pro-
grammed by BBHH and erased by CHE. Even at only
6-V operation, the P/E speed can be as fast as
120:5.2 μs with a 2-V Vt shift. The fast P/E speed
at such low operation voltage is superior to that
demonstrated in previous studies [18-20] and is be-
neficial to the development of high-performance me
mory. This favorable result is ascribed to the for-
mation of more trapping sites in the TixZrySizO
film at 600°C annealing, and hence, more carries
can be captured in the traps.
A highly reliable charge retention characteristic of
the memory is demonstrated in Figure 9a. The nor-
malized Vt shift is defined as the ratio of the Vt shift
at the time of interest and at the beginning. The
curve is obtained under the program conditions of
Vg = −7 V and Vd = 7 V for 1 ms at 85°C and 125°C,
respectively. As time extrapolated up to 106 s, the
data retention measured at 85°C shows only 5%
charge loss and that at 125°C shows only 10% charge
loss. Figure 9b shows the endurance characteristics of
the TixZrySizO memory. The measurement conditions
are Vg = −6 V and Vd = 6 V for programming and
Vg = Vd = 6 V for erasing. Despite a small drift of theunder various operation conditions. The program and erase speeds
Figure 9 Reliability characteristics of the TixZrySizO memory. (a) Retention characteristic of the memory at measurement temperatures of
85°C and 125°C. (b) Endurance characteristic of the memory up to 104 program/erase cycles.
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ory window remained at around 2 V after 104 P/E
cycles. No substantial window narrowing was ob-
served. The threshold voltage downward shift is main
ly caused by the interface trap generation and hole
trapping in the tunneling oxide.
The electrical performance of the TixZrySizO mem-
ory is summarized in Table 1 and compared with
other sol–gel-derived memories [8,13,21]. As seen in
the table, the TixZrySizO memory in this study ex-
hibits improved electrical performance, particularly
in retention properties. The TixZrySizO memory at
either 600°C or 900°C annealing can be operated at
much higher erase speeds compared to other mate-
rials. This is because the erase of the TixZrySizO
memory is operated by CHE. Moreover, the operation
voltage of the sol–gel-derived TixZrySizO memory canTable 1 Comparison of P/E speed and data retention of the s
This work





1.6 × 10−5 s 2.4 × 1
(Vg = −8 V, Vd = 8 V)
1.2 × 10−4 (Vg = −8 V
(Vg = −6 V, Vd = 6 V)
Erase speed (2-V shift) 1.7 × 10−6 s 1.9 × 1
(Vg = Vd = 8 V)
5.2 × 10−6 s (Vg = Vd
(Vg = Vd = 6 V)
Retention at 85°C 5% loss 12%
(106 s) (106
Retention at 125°C 10% loss 22%
(106 s) (106
NC nanocrystal.be decreased to only 6 V, without sacrificing its
performance.
Conclusion
We demonstrated a high-performance sol–gel-derived
TixZrySizO memory in this study. The memory ex-
hibits a notable hot hole program characteristic, and
hence, a much higher erase speed is achieved. The
barrier height for the TixZrySizO film to silicon oxide
was estimated to be approximately 1.15 eV for hole
trapping, using the Poole-Frenkel emission model.
Unlike other sol–gel-derived memories that require a
higher temperature annealing process, this TixZrySizO
memory with relatively low-temperature annealing
exhibits excellent electrical performance such as low-
voltage operation, fast P/E speed, and robust data
retention.ol–gel-derived high-κ memory devices
with 900°C
g [13]




0−5 s 3 × 10−5 s 2 × 10−2 s
, Vd = 8 V) (Vg = 10 V, Vd = 9 V) (Vg = Vd = 10 V)
0−6 s 2 × 10−3 s 5 × 10−5 s
= 8 V) (Vg = −10 V, Vd = 9 V) (Vg =
−10 V, Vd = 10 V)
loss 11% loss 20% loss
s) (106 s) (only 104 s)
loss 30% loss NA
s) (106 s)
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